# D5 (SoM, SiP) Board

**URL:** <https://community.topst.ai/t/d5-som-sip-board/453>\
**Category:** D5\
**Created:** [June 9, 2025, 12:18pm UTC](https://community.topst.ai/t/d5-som-sip-board/453 "2025-06-09T12:18:16Z")\
**Posts on this page:** 1\
**Page:** 1

<div class="post-metadata">

**Author:** ![WJMoh](https://yyz2.discourse-cdn.com/flex004/user_avatar/community.topst.ai/wjmoh/32/383_2.png) [@WJMoh](https://community.topst.ai/u/WJMoh)\
**Post date:** [June 9, 2025, 12:18pm UTC](https://community.topst.ai/t/d5-som-sip-board/453/1 "2025-06-09T12:18:16Z")

</div>

### Multi-Purpose Application Processor with ARM n78 NPU

D5 has 2 OS core, one is main OS core combined by A76 Quad + A55 Quad, the other is optional OS core of A55 Quad